S/N 08/984.562

**PATENT** 

TENT AND TRADEMARK OFFICE

Applicant:

Jeffrey S. Mailloux et al.

Examiner: Hong Kim

Serial No.:

08/984,562

Group Art Unit: 2751

Filed:

December 3, 1997

Docket: 303.623US3

Title:

MEMORY DEVICE FOR BURST OR PIPELINED OPERATION WITH

MODE SELECTION CIRCUITRY

## AMENDMENT AND RESPONSE

**Assistant Commissioner for Patents** Washington, D.C. 20231

Applicant has reviewed the Office Action mailed on April 6, 1999. Please amend the above-identified patent application as follows.

## IN THE CLAIMS

Please add new claims 59-65 as follows:

(New) An asynchronous dynamic random access memory circuit, comprising: control logic for providing a selected mode control signal; selection and temporary storage circuitry for receiving and storing a first external address;

and

a multiplexer coupled to the selection and temporary storage circuitry and to the control logic for receiving the first external address and the selected mode control signal respectively therefrom and for switching the memory circuit between a burst mode and a pipelined mode.

60. (New) A memory circuit comprising:

control logic for providing an external mode control signal;

selection and temporary storage circuitry for receiving and storing-a first external address;

and

a multiplexer coupled to the selection and temporary storage circuitry and to the control

logic for receiving the first external address and the external mode control signal

09/16/1999 STEFERRA 00000154 190743 08984564